Main Page | Modules | Data Structures | File List | Data Fields | Globals

vectors.h

Go to the documentation of this file.
00001 
00010 /*  0xFF80 - 0xFF8B: Reserved. */
00011 #define VEC_TABLE           (*(volatile ushort *) 0xFF8C)
00012 #define VEC_PWM_SHUTDOWN    (*(volatile ushort *) 0xFF8C) /* PWM Emergency Shutdown I-Bit PWMSDN (PWMIE) $8C */
00013 #define VEC_PTP             (*(volatile ushort *) 0xFF8E) /* Port P Interrupt I-Bit PTPIF (PTPIE) $8E */
00014 #define VEC_CAN4_TX         (*(volatile ushort *) 0xFF90) /* CAN4 transmit I-Bit CAN4TIER (TXEIE2-TXEIE0) $90 */
00015 #define VEC_CAN4_RX         (*(volatile ushort *) 0xFF92) /* CAN4 receive I-Bit CAN4RIER (RXFIE) $92 */
00016 #define VEC_CAN4_ERR        (*(volatile ushort *) 0xFF94) /* CAN4 errors I-Bit CAN4RIER (CSCIE, OVRIE) $94 */
00017 #define VEC_CAN4_WAKE       (*(volatile ushort *) 0xFF96) /* CAN4 wake-up I-Bit CAN4RIER (WUPIE) $96 */
00018 #define VEC_CAN3_TX         (*(volatile ushort *) 0xFF98) /* CAN3 transmit I-Bit CAN3TIER (TXEIE2-TXEIE0) $98 */
00019 #define VEC_CAN3_RX         (*(volatile ushort *) 0xFF9A) /* CAN3 receive I-Bit CAN3RIER (RXFIE) $9A */
00020 #define VEC_CAN3_ERR        (*(volatile ushort *) 0xFF9C) /* CAN3 errors I-Bit CAN3RIER (TXEIE2-TXEIE0) $9C */
00021 #define VEC_CAN3_WAKE       (*(volatile ushort *) 0xFF9E) /* CAN3 wake-up I-Bit CAN3RIER (WUPIE) $9E */
00022 #define VEC_CAN2_TX         (*(volatile ushort *) 0xFFA0) /* CAN2 transmit I-Bit CAN2TIER (TXEIE2-TXEIE0) $A0 */
00023 #define VEC_CAN2_RX         (*(volatile ushort *) 0xFFA2) /* CAN2 receive I-Bit CAN2RIER (RXFIE) $A2 */
00024 #define VEC_CAN2_ERR        (*(volatile ushort *) 0xFFA4) /* CAN2 errors I-Bit CAN2RIER (CSCIE, OVRIE) $A4 */
00025 #define VEC_CAN2_WAKE       (*(volatile ushort *) 0xFFA6) /* CAN2 wake-up I-Bit CAN2RIER (WUPIE) $A6 */
00026 #define VEC_CAN1_TX         (*(volatile ushort *) 0xFFA8) /* CAN1 transmit I-Bit CAN1TIER (TXEIE2-TXEIE0) $A8 */
00027 #define VEC_CAN1_RX         (*(volatile ushort *) 0xFFAA) /* CAN1 receive I-Bit CAN1RIER (RXFIE) $AA */
00028 #define VEC_CAN1_ERR        (*(volatile ushort *) 0xFFAC) /* CAN1 errors I-Bit CAN1RIER (CSCIE, OVRIE) $AC */
00029 #define VEC_CAN1_WAKE       (*(volatile ushort *) 0xFFAE) /* CAN1 wake-up I-Bit CAN1RIER (WUPIE) $AE */
00030 #define VEC_CAN0_TX         (*(volatile ushort *) 0xFFB0) /* CAN0 transmit I-Bit CAN0TIER (TXEIE2-TXEIE0) $B0 */
00031 #define VEC_CAN0_RX         (*(volatile ushort *) 0xFFB2) /* CAN0 receive I-Bit CAN0RIER (RXFIE) $B2 */
00032 #define VEC_CAN0_ERR        (*(volatile ushort *) 0xFFB4) /* CAN0 errors I-Bit CAN0RIER (CSCIE, OVRIE) $B4 */
00033 #define VEC_CAN0_WAKE       (*(volatile ushort *) 0xFFB6) /* CAN0 wake-up I-Bit CAN0RIER (WUPIE) $B6 */
00034 #define VEC_FLASH           (*(volatile ushort *) 0xFFB8) /* FLASH I-Bit FCTL(CCIE, CBEIE) $B8 */
00035 #define VEC_EEPROM          (*(volatile ushort *) 0xFFBA) /* EEPROM I-Bit EECTL(CCIE, CBEIE) $BA */
00036 #define VEC_SPI2            (*(volatile ushort *) 0xFFBC) /* SPI2 I-Bit SP2CR1 (SPIE, SPTIE) $BC */
00037 #define VEC_SPI1            (*(volatile ushort *) 0xFFBE) /* SPI1 I-Bit SP1CR1 (SPIE, SPTIE) $BE */
00038 #define VEC_IIC             (*(volatile ushort *) 0xFFC0) /* IIC Bus I-Bit IBCR (IBIE) $C0 */
00039 #define VEC_BDLC            (*(volatile ushort *) 0xFFC2) /* BDLC I-Bit DLCBCR1(IE) $C2 */
00040 #define VEC_CRG_SELFCLK_MODE    (*(volatile ushort *) 0xFFC4) /* CRG Self Clock Mode I-Bit CRGINT (SCMIE) $C4 */
00041 #define VEC_CRG_PLL_LOCK    (*(volatile ushort *) 0xFFC6) /* CRG PLL lock I-Bit CRGINT(LOCKIE) $C6 */
00042 #define VEC_ACC_B_OVERFLOW  (*(volatile ushort *) 0xFFC8) /* Pulse Accumulator B Overflow I-Bit PBCTL(PBOVI) $C8 */
00043 #define VEC_MODCOUNT_UNDERFLOW  (*(volatile ushort *) 0xFFCA) /* Modulus Down Counter underflow I-Bit MCCTL(MCZI) $CA */
00044 #define VEC_PTH             (*(volatile ushort *) 0xFFCC) /* Port H I-Bit PTHIF(PTHIE) $CC */
00045 #define VEC_PTJ             (*(volatile ushort *) 0xFFCE) /* Port J I-Bit PTJIF (PTJIE) $CE */
00046 #define VEC_ATD1            (*(volatile ushort *) 0xFFD0) /* ATD1 I-Bit ATD1CTL2 (ASCIE) $D0 */
00047 #define VEC_ATD0            (*(volatile ushort *) 0xFFD2) /* ATD0 I-Bit ATD0CTL2 (ASCIE) $D2 */
00048 #define VEC_SCI1            (*(volatile ushort *) 0xFFD4) /* SCI1 I-Bit SC1CR2 (TIE, TCIE, RIE, ILIE) $D4 */
00049 #define VEC_SCI0            (*(volatile ushort *) 0xFFD6) /* SCI0 I-Bit SC0CR2 (TIE, TCIE, RIE, ILIE) $D6 */
00050 #define VEC_SPI0            (*(volatile ushort *) 0xFFD8) /* SPI0 I-Bit SP0CR1 (SPIE, SPTIE) $D8 */
00051 #define VEC_ACC_INPUT_EDGE  (*(volatile ushort *) 0xFFDA) /* Pulse accumulator input edge I-Bit PACTL (PAI) $DA */
00052 #define VEC_ACC_A_OVERFLOW  (*(volatile ushort *) 0xFFDC) /* Pulse accumulator A overflow I-Bit PACTL (PAOVI) $DC */
00053 #define VEC_ECT_OVERFLOW    (*(volatile ushort *) 0xFFDE) /* Enhanced Capture Timer overflow I-Bit TSRC2 (TOF) $DE */
00054 #define VEC_ECT7            (*(volatile ushort *) 0xFFE0) /* Enhanced Capture Timer channel 7 I-Bit TIE (C7I) $E0 */
00055 #define VEC_ECT6            (*(volatile ushort *) 0xFFE2) /* Enhanced Capture Timer channel 6 I-Bit TIE (C6I) $E2 */
00056 #define VEC_ECT5            (*(volatile ushort *) 0xFFE4) /* Enhanced Capture Timer channel 5 I-Bit TIE (C5I) $E4 */
00057 #define VEC_ECT4            (*(volatile ushort *) 0xFFE6) /* Enhanced Capture Timer channel 4 I-Bit TIE (C4I) $E6 */
00058 #define VEC_ECT3            (*(volatile ushort *) 0xFFE8) /* Enhanced Capture Timer channel 3 I-Bit TIE (C3I) $E8 */
00059 #define VEC_ECT2            (*(volatile ushort *) 0xFFEA) /* Enhanced Capture Timer channel 2 I-Bit TIE (C2I) $EA */
00060 #define VEC_ECT1            (*(volatile ushort *) 0xFFEC) /* Enhanced Capture Timer channel 1 I-Bit TIE (C1I) $EC */
00061 #define VEC_ECT0            (*(volatile ushort *) 0xFFEE) /* Enhanced Capture Timer channel 0 I-Bit TIE (C0I) $EE */
00062 #define VEC_RTI             (*(volatile ushort *) 0xFFF0) /* Real Time Interrupt I-Bit CRGINT (RTIE) $F0 */
00063 #define VEC_IRQ             (*(volatile ushort *) 0xFFF2) /* IRQ I-Bit IRQCR (IRQEN) $F2 */
00064 #define VEC_XIRQ            (*(volatile ushort *) 0xFFF4) /* XIRQ X-Bit None  */
00065 #define VEC_SWI             (*(volatile ushort *) 0xFFF6) /* SWI None None  */
00066 #define VEC_ILLEGAL_OP      (*(volatile ushort *) 0xFFF8) /* Unimplemented instruction trap None None  */
00067 #define VEC_COP_FAIL        (*(volatile ushort *) 0xFFFA) /* COP failure reset None COP rate select  */
00068 #define VEC_COP_CLK         (*(volatile ushort *) 0xFFFC) /* Clock Monitor fail reset None PLLCTL (CME, SCME)  */
00069 #define VEC_RESET           (*(volatile ushort *) 0xFFFE) /* Reset None None  */
00070 
00071 typedef enum {          /*  0xFF80 - 0xFF8B: Reserved. */
00074     INTRID_PWM_SHUTDOWN = 6,    /* 0xFF8C PWM Emergency Shutdown I-Bit PWMSDN (PWMIE) $8C */
00075     INTRID_PTP,         /* 0xFF8E */
00076     INTRID_CAN4_TX,     /* 0xFF90 */
00077     INTRID_CAN4_RX,     /* 0xFF92 */
00078     INTRID_CAN4_ERR,    /* 0xFF94 */
00079     INTRID_CAN4_WAKE,   /* 0xFF96 */
00080     INTRID_CAN3_TX,     /* 0xFF98 */
00081     INTRID_CAN3_RX,     /* 0xFF9A */
00082     INTRID_CAN3_ERR,    /* 0xFF9C */
00083     INTRID_CAN3_WAKE,   /* 0xFF9E */
00084     INTRID_CAN2_TX,     /* 0xFFA0 */
00085     INTRID_CAN2_RX,     /* 0xFFA2 */
00086     INTRID_CAN2_ERR,    /* 0xFFA4 */
00087     INTRID_CAN2_WAKE,   /* 0xFFA6 */
00088     INTRID_CAN1_TX,     /* 0xFFA8 */
00089     INTRID_CAN1_RX,     /* 0xFFAA */
00090     INTRID_CAN1_ERR,    /* 0xFFAC */
00091     INTRID_CAN1_WAKE,   /* 0xFFAE */
00092     INTRID_CAN0_TX,     /* 0xFFB0 */
00093     INTRID_CAN0_RX,     /* 0xFFB2 */
00094     INTRID_CAN0_ERR,    /* 0xFFB4 */
00095     INTRID_CAN0_WAKE,   /* 0xFFB6 */
00096     INTRID_FLASH,       /* 0xFFB8 */
00097     INTRID_EEPROM,      /* 0xFFBA */
00098     INTRID_SPI2,        /* 0xFFBC */
00099     INTRID_SPI1,        /* 0xFFBE */
00100     INTRID_IIC,         /* 0xFFC0 */
00101     INTRID_BDLC,        /* 0xFFC2 */
00102     INTRID_CRG_SELFCLK_MODE,    /* 0xFFC4 */
00103     INTRID_CRG_PLL_LOCK,    /* 0xFFC6 */
00104     INTRID_ACC_B_OVERFLOW,  /* 0xFFC8 */
00105     INTRID_MODCOUNT_UNDERFLOW,  /* 0xFFCA */
00106     INTRID_PTH,         /* 0xFFCC */
00107     INTRID_PTJ,         /* 0xFFCE */
00108     INTRID_ATD1,        /* 0xFFD0 */
00109     INTRID_ATD0,        /* 0xFFD2 */
00110     INTRID_SCI1,        /* 0xFFD4 */
00111     INTRID_SCI0,        /* 0xFFD6 */
00112     INTRID_SPI0,        /* 0xFFD8 */
00113     INTRID_ACC_INPUT_EDGE,  /* 0xFFDA */
00114     INTRID_ACC_A_OVERFLOW,  /* 0xFFDC */
00115     INTRID_ECT_OVERFLOW,/* 0xFFDE Enhanced Capture Timer overflow I-Bit TSRC2 (TOF) $DE */
00116     INTRID_ECT7,        /* 0xFFE0 */
00117     INTRID_ECT6,        /* 0xFFE2 */
00118     INTRID_ECT5,        /* 0xFFE4 */
00119     INTRID_ECT4,        /* 0xFFE6 */
00120     INTRID_ECT3,        /* 0xFFE8 */
00121     INTRID_ECT2,        /* 0xFFEA */
00122     INTRID_ECT1,        /* 0xFFEC */
00123     INTRID_ECT0,        /* 0xFFEE */
00124     INTRID_RTI,         /* 0xFFF0 */
00125     INTRID_IRQ,         /* 0xFFF2 */
00126     INTRID_XIRQ,        /* 0xFFF4 */
00127     INTRID_SWI,         /* 0xFFF6 */
00128     INTRID_ILLEGAL_OP,  /* 0xFFF8 */
00129     INTRID_COP_FAIL,    /* 0xFFFA */
00130     INTRID_COP_CLK,     /* 0xFFFC Clock Monitor fail reset None PLLCTL (CME, SCME)  */
00131     INTRID_RESET,       /* 0xFFFE */
00132     INTRID_MAX
00133 } intrid_t;

Generated on Sat Apr 10 17:08:02 2004 for BeeOS by doxygen 1.3.6-20040222